

Controller Synthesis for Autonomous Systems: a Constraint-Based Approach

Cédric Pralet, Michel Lemaître, Gérard Verfaillie, Guillaume Infantes

ONERA, Toulouse, France
e-mail: firstname.lastname@onera.fr

Abstract

Controller synthesis can be seen as an alternative to controller verification, in which controllers are directly synthesized from a model of the possible evolutions of a system to be controlled and from properties to be satisfied. This paper presents the application of controller synthesis to observation satellites, and more precisely to two case studies: the control of a digital signal processor, and the control of connexions between detector lines of an observation instrument and the mass memory. The approach used is model-based, and models are defined using the flexibility of constraint programming languages.

1 Introduction

In the very large sense, a controller is a tool able to react continuously to every possible situation in its domain of control using appropriate actions. More precisely, a controller takes as input observation data from the system it controls and returns as outputs actions supposed to guarantee that some desired properties will always be satisfied. Such properties can be for example safety properties or liveness properties. The former express that some condition on the system state must always hold. The latter express that some condition must hold at a future step.

A standard approach to the definition of controllers is a two-step procedure in which, first, the complete behavior of the controller is specified (e.g. using deterministic automata), and second, the desired properties are checked. If property checking fails, the initial specification is revised, properties are checked again, and so on, until a valid controller is found. An alternative way of building valid controllers is controller synthesis, a one-step procedure in which a full controller is directly synthesized from a declarative model representing the possible evolutions of the system to be controlled and from the set of properties to be satisfied. Such a synthesis can be difficult to achieve, but the resulting controller is directly valid by construction.

Several proposals for controller synthesis have been developed recently [1, 2, 9, 11, 10]. This paper presents the application of one these approaches [10] to observation satellites. More precisely, we show how controller synthesis can be applied to two case studies: the control of a Digital Signal Processor (DSP), and the manage-

ment of connexions between an observation instrument and the mass memory. The framework and methodology described are however not reduced to observation satellites and can be applied to autonomous systems in general.

The main features of the model-based framework and algorithm used are:

- *a constraint-based nature*, in the sense that the desired properties and models of systems to be controlled are expressed using a constraint programming language. This constraint-based nature has two main advantages: first, a greater flexibility for modelers (e.g. integer-valued attributes and complex constraints can be used), and second, the potential reuse of efficient constraint programming techniques;
- *the ability to handle non determinism* in the evolution of the system controlled;
- *the ability to handle partial observability* of the real state of the system controlled (some attributes of the state may remain unobserved);
- *the ability to synthesize finite-state controllers*: the controllers built are allowed to maintain a kind of internal memory, similar to the current state in a finite-state automaton; such finite-state controllers are more general than memoryless controllers mapping observations to controller outputs.

The paper is organized as follows: we first present the constraint-based framework used (Section 2), and then apply it to the two case studies mentioned earlier: the DSP (Section 3) and the controller of connexions (Section 4). We conclude with some comparisons and perspectives (Section 5).

2 Controller synthesis framework

Control models This section recalls the main definitions presented in [10]. We model the attributes of the controlled system using a finite set S of variables. This set is partitioned into a set O of observable variables and a set $S \setminus O$ of unobservable variables. The outputs of the controller are similarly modeled by a finite set C of variables. All variables $v \in S \cup C$ are assumed to have a finite domain of values denoted $\mathbf{d}(v)$. Given a set of variables V ,

$\mathbf{d}(V)$ denotes the Cartesian product of the domains of the variables in V (assuming an order on the variables in V so that this Cartesian product is well defined). Each element $s \in \mathbf{d}(S)$ (resp. $o \in \mathbf{d}(O)$, $c \in \mathbf{d}(C)$), is called a *state* (resp. an *observation*, a *control*). Given a state s , $\mathbf{o}(s)$ denotes the assignment of the variables of O in s , that is the observation associated with s .

We consider a framework involving non-determinism both in the initial state and in the possible effects of the controller outputs. This non-determinism is modeled by two relations: an *initialization* relation I , which contains assignments s corresponding to possible initial states, and a *transition* relation T , which contains triples (s, c, s') such that s' is a possible successor of s when control c is performed.

Last, preconditions can be imposed on controller outputs. They can model either physical limitations, or partial specifications of the controller, to be completed by the synthesis task. They are modeled using a *feasibility* relation F , which contains pairs (s, c) such that control c is feasible in state s . The only assumption made is that a feasible control cannot block the evolution of the system: $\forall s \in \mathbf{d}(S), \forall c \in \mathbf{d}(C), F(s, c) \rightarrow (\exists s' \in \mathbf{d}(S), T(s, c, s'))$.

In the models developed, relations I , T , and F will be expressed as sets of constraints, in order to obtain compact and efficient models. All previous elements are gathered in the notion of *control model*.

Definition 1 A control model is a tuple (S, O, C, I, T, F) such that S is a finite set of finite-domain variables called state variables; $O \subset S$ is a set of observable state variables; C is a finite set of finite-domain variables called control variables; $I \subset \mathbf{d}(S)$ is the initialization relation; $T \subset \mathbf{d}(S) \times \mathbf{d}(C) \times \mathbf{d}(S)$ is the transition relation; $F \subset \mathbf{d}(S) \times \mathbf{d}(C)$ is the feasibility relation; $\forall s \in \mathbf{d}(S), \forall c \in \mathbf{d}(C), F(s, c) \rightarrow (\exists s' \in \mathbf{d}(S), T(s, c, s'))$.

We then define a decision policy Π for a control model as a memoryless controller, mapping the last observation made $o \in \mathbf{d}(O)$ to a control $c \in \mathbf{d}(C)$. $\Pi(o) = c$ means that the output of the controller is c when observation o is made. A policy may be *partial* in the sense that $\Pi(o)$ can be undefined for some $o \in \mathbf{d}(O)$. Partial policies are useful to define the controller behavior only on the set of reachable states of the system. We are also interested in applicable policies that specify only feasible decisions. These elements are formalized below.

Definition 2 A policy for a control model (S, O, C, I, T, F) is a partial function $\Pi : \mathbf{d}(O) \rightarrow \mathbf{d}(C)$. The domain of Π is $\mathbf{d}(\Pi) = \{o \in \mathbf{d}(O) \mid \Pi(o) \text{ defined}\}$.

Definition 3 Let Π be a policy for a control model (S, O, C, I, T, F) . A trajectory induced by Π is a sequence $[s_0, \dots, s_n]$ such that (i) $I(s_0)$ holds, (ii) for all $i \in [1..n]$,

$\mathbf{o}(s_{i-1}) \in \mathbf{d}(\Pi)$ and $T(s_{i-1}, \Pi(\mathbf{o}(s_{i-1})), s_i)$ hold, and (iii) $\mathbf{o}(s_n) \notin \mathbf{d}(\Pi)$ if $n < +\infty$. When $n < +\infty$ (resp. $n = +\infty$), the trajectory is said to be *finite* (resp. *infinite*). The set of reachable states induced by Π is the set of states appearing in at least one trajectory induced by Π .

Definition 4 A policy Π for a control model (S, O, C, I, T, F) is said to be applicable if and only if for every reachable state s induced by Π , $(\mathbf{o}(s) \in \mathbf{d}(\Pi) \rightarrow F(s, \Pi(\mathbf{o}(s))))$.

Policies introduced in Definition 2 are memoryless since all past observations, but the current one, are not considered to determine a controller output. An opposite approach considers belief-state based policies whose outputs at each step may depend on all past observations [3]. An intermediate approach [4] is finite-state controllers. Such controllers maintain an internal state number $q \in [1..N]$, with N a fixed integer. They are defined by mappings $(o, q) \rightarrow (c, q')$ expressing that when the controller makes observation o and is in internal state q , it outputs control c and changes its internal state to q' . Thanks to internal memory $q \in [1..N]$, the controller may record some features (but not necessarily all) concerning past observations, and some problems which do not admit memoryless controllers admit finite-state controllers. As shown in [10], the problem of building a finite-state controller having N internal states can be cast into the problem of building a memoryless controller, by adding new state and control variables. See [10] for more details.

Control problems Given a control model, several requirements can be imposed on the possible evolutions of the controlled system. The objective can be to find an applicable policy so that all trajectories terminate in a goal state (*goal-oriented control problem*), to find an applicable policy so that some properties are satisfied at each step over an infinite horizon (*safety-oriented control problem*), or to find an applicable policy so that all trajectories both terminate in a goal state and satisfy some properties at each step (*goal and safety-oriented control problem*). These problems are defined below. Other control problems could be considered, such as problems involving liveness properties [6].

Definition 5 A goal-oriented control problem is a pair $Pb = (M, P_G)$ with M a control model and $P_G \subset \mathbf{d}(S)$ a relation called goal relation. A solution to problem Pb is an applicable policy Π for M such that all trajectories $[s_0, \dots, s_n]$ induced by Π are finite and verify $P_G(s_n)$.

A safety-oriented control problem is a pair $Pb = (M, P_S)$ with M a control model and $P_S \subset \mathbf{d}(S)$ a relation called safety relation. A solution to Pb is an applicable policy Π for M such that all trajectories induced by Π are infinite and all states they involve satisfy P_S .

A goal and safety-oriented control problem is a triple $Pb = (M, P_G, P_S)$ with M a control model, $P_G \subset \mathbf{d}(S)$ the goal relation, and $P_S \subset \mathbf{d}(S)$ the safety relation. A solution to Pb is an applicable policy Π for M such that all trajectories $[s_0, \dots, s_n]$ induced by Π are finite, verify $P_G(s_n)$, and all states they involve satisfy P_S .

Resolution techniques The *Simulate and Branch* (SB) strategy proposed in [10] to solve these problems consists, given a current controller, in exploring the set of reachable states of the system using this controller (simulation phase) and in extending the controller when an uncovered state is encountered (branching phase). Backtracks on branching decisions are also made when an inconsistency is revealed. Other techniques such as recording, conflict-based backjumping, and generic heuristics are also used to improve search efficiency. The SB procedure is implemented in a tool called *Dyncode*, based on the *Gecode* constraint programming library [8].

Methodology The case studies considered thereafter correspond to the synthesis of controllers for modules responsible for handling a subsystem of a satellite. To do this, we first identify control and state variables (C and S), as well as the observable part of the system (variables in $O \subset S$). We then judge whether internal memory for the controller could help in controlling the system, in which cases these internal memory variables are added in S , together with special control variables in C allowing these memory variables to be completely controlled by the controller.

We then identify the “causal” dependencies between the different variables, by building a *dependency graph* in the form given in Figure 1. This figure shows that controller outputs belong to three categories: (1) outputs in direction of the controlled system (commands), responsible for driving the system towards appropriate configurations, (2) outputs in direction of higher-level modules (diagnoses on the current state of the subsystem), and (3) outputs updating the internal memory of the controller, which allow features concerning past observations or past commands to be recorded. In Figure 1, the evolution of the state of the system to be controlled depends on the commands it receives and on the state at the previous step, modeled by a special box labeled with *pre* (relation transition $T(S, C, S')$, expressed here in the equivalent form $T(\text{pre}(S), C, S)$). The outputs of the controller depend on the last state of the internal memory and on the last observations performed on the system.

Once qualitative dependencies have been identified, the initialization relation (I), the transition relation (T), the feasibility relation (F), and the safety/goal relation (P_S/P_G) are successively defined, as sets of constraints. In

the following, we use this methodology and solver *Dyncode* for two case studies in the space domain.




Figure 1. Generic dependency graph

3 Case #1: Digital Signal Processor (DSP)

We consider an Earth observing satellite whose mission is to detect hot points (forest fires, volcanic eruptions...) at the Earth surface. To do this, the satellite is equipped with a wide swath detection instrument and with a component called Digital Signal Processor (DSP), able to analyze images and detect whether they contain hot spots. The DSP is composed of three elements: (1) an analyzer, which analyzes received images, (2) a circuit, which provides current to the analyzer, and (3) a switch, which behaves like a push-button and allows tension to be present in the circuit. The DSP also receives requests to be switched on or off from higher-level modules.

At each step, the controller (or policy) of the DSP must return several outputs: a signal indicating whether a hot spot has been detected, signals indicating whether the DSP is correctly running or not (fault detection), and a command on the switch of the DSP.

Faults may occur on each element of the DSP. If the analyzer is not faulty and if it receives current, then the detection of hot spots is correct. If the analyzer is faulty, then it detects neither the presence nor the absence of hot spots. If the circuit is faulty, then the analyzer receives no current and does not run. If the switch is faulty (switch blocked in the on or off position), then the tension in the circuit does not necessarily reflect the tension command applied via the switch.

The safety property to be satisfied is that, at each step, if no fault is present, the DSP must return a correct analysis if it has been switched on, and no analysis if it has been switched off.

3.1 Control model and control problem

State variables (S) In order to model this problem, we use the following state variables:

$switchOn \in \{0, 1\}$: switch on request on the DSP from a higher-level module (impulse command);
 $switchOff \in \{0, 1\}$: switch off request on the DSP from a higher-level module (impulse command);
 $switched \in \{0, 1\}$: last request received from a higher-level module (internal memory); value 0 if the last request is to switch the DSP off, value 1 otherwise;
 $tension \in \{0, 1\}$: presence of tension in the circuit;
 $current \in \{0, 1\}$: presence of current in the circuit;
 $analyzeIm \in \{NULL, NORMAL, HOTSPOT\}$: analysis performed by the analyzer (value HOTSPOT if a hot spot is detected, value NORMAL if no hot spot is detected, value NULL otherwise);
 $faultSwitch \in \{0, 1\}$: fault on the switch;
 $faultCircuit \in \{0, 1\}$: fault on the circuit;
 $faultAnalyzer \in \{0, 1\}$: fault on the analyzer;
 $receivIm \in \{NORMAL, HOTSPOT\}$: content of the image received (value HOTSPOT if it contains a hot spot, value NORMAL if it does not).

Variables $switchOn$, $switchOff$, $switched$, $tension$, $current$, and $analyzeIm$ are observable (variables in $O \subset S$). Other variables are not: faults are not directly detected and the content of received images is not directly known.

Control variables (C) The outputs of the controller correspond to updates of the controller internal memory, to commands sent to the system, and to signals giving the status of the DSP and hot spot detections:

$switch \in \{0, 1\}$: command to the internal memory available via state variable $switched$;
 $cmdTension \in \{0, 1\}$: command in tension applied via the switch of the DSP;
 $running \in \{0, 1\}$: DSP running status, sent to the higher-level module (value 1 if the DSP is switched on and runs correctly, value 0 otherwise);
 $failing \in \{0, 1\}$: DSP failing status, sent to the higher-level module (value 1 if it does not run correctly, value 0 otherwise);
 $hotSpot \in \{0, 1\}$: detection of a hot spot.

Dependency graph The second modeling step consists in defining the *dependency graph* (Figure 2), which gives a graphical view of the way the previous variables influence each other. This graph looks like representations used in the SCADE graphical language [7]. The differences are that the controller part is unknown initially, and that the dependence between the input and the output of a box is relational (not necessarily functional), that is an input can induce several outputs. In Figure 2, special boxes labeled with *pre* allow the value of a state variable at a

previous step to be accessed. For instance, Figure 2 expresses that the tension at the next step depends on the tension at the previous step, on the command in tension applied via the switch, and on the presence of a fault on the switch.




Figure 2. DSP control problem: dependency graph

Initialization relation (I) The initial values of the different state variables are constrained as follows:

$$\neg(\text{switchOn} \wedge \text{switchOff}) \quad (1)$$

$$\neg\text{switched}, \neg\text{tension}, \neg\text{current}, \text{analyzeIm} = \text{NULL} \quad (2)$$

These constraints mean that initially, signals $switchOn$ and $switchOff$ cannot be true simultaneously and the DSP is off (no tension, no current, no image analyzed).

Transition relation (T) Transition relation T must define, for every “box” B in Figure 2, the possible outputs of B given the inputs of B . For instance, it must specify the possible values of state variable $analyzeIm$ given the values of $receivIm$, $current$, and $faultAnalyzer$. Transition relation T is expressed by the following set of constraints:

$$\text{switchOn and switchOff :} \quad \neg(\text{switchOn} \wedge \text{switchOff}) \quad (3)$$

$$\text{switched :} \quad \text{switched} = \text{switch} \quad (4)$$

$$\text{tension :} \quad \neg\text{faultSwitch} \rightarrow (\text{tension} = \text{cmdTension}) \quad (5)$$

$$(\text{pre}(\text{tension}) \wedge \text{cmdTension}) \rightarrow \text{tension} \quad (6)$$

$$(\neg\text{pre}(\text{tension}) \wedge \neg\text{cmdTension}) \rightarrow \neg\text{tension} \quad (7)$$

$$\text{current :} \quad \text{current} \equiv (\text{tension} \wedge \neg\text{faultCircuit}) \quad (8)$$

analyzeIm :

$$\neg \text{current} \rightarrow (\text{analyzeIm} = \text{NULL}) \quad (9)$$

$$\text{faultAnalyzer} \rightarrow (\text{analyzeIm} = \text{NULL}) \quad (10)$$

$$(\text{current} \wedge \neg \text{faultAnalyzer}) \rightarrow (\text{analyzeIm} = \text{receivIm}) \quad (11)$$

Constraint 3 expresses that `switchOn` and `switchOff` cannot be received simultaneously (kind of correlation between `switchOn` and `switchOff`). Constraint 4 expresses that state variable `switched` is directly controlled by command `switch`. State variable `switched` acts as an internal memory allowing the controller to record whether the last switch command received is a switch on or a switch off. Constraint 5 expresses that if there is not fault on the switch, then the tension in the circuit equals the command in tension applied via the switch. Constraint 6 (resp. 7) expresses that if there was tension (resp. no tension) at the previous step and a tension command (resp. no command) on the switch, then there is still tension (resp. no tension) at the next step. In other cases, all values of state variable `tension` are possible. Constraint 8 expresses that there is current if and only if there is tension and no fault in the circuit. Last, constraints 9 to 11 specify the evolution of `analyzeIm`.

Feasibility of controller outputs (F) In this context, the following feasibility constraints can be imposed. They act as a partial initial specification of the controller, imposing or forbidding some outputs in some given states:

switch :

$$\text{pre}(\text{switchOn}) \rightarrow \text{switch} \quad (12)$$

$$\text{pre}(\text{switchOff}) \rightarrow \neg \text{switch} \quad (13)$$

$$(\neg \text{pre}(\text{switchOn}) \wedge \neg \text{pre}(\text{switchOff})) \rightarrow (\text{switch} = \text{pre}(\text{switched})) \quad (14)$$

cmdTension :

no feasibility constraint

failing and running :

$$\text{running} \equiv (\text{pre}(\text{switched}) \wedge \text{pre}(\text{tension}) \wedge \text{pre}(\text{current}) \wedge (\text{pre}(\text{analyzeIm}) = \text{pre}(\text{receivIm}))) \quad (15)$$

$$\begin{aligned} \text{failing} \equiv & ((\text{pre}(\text{tension}) \neq \text{pre}(\text{switched})) \\ & \vee (\text{pre}(\text{current}) \neq \text{pre}(\text{tension})) \\ & \vee (\text{pre}(\text{switched}) \wedge (\text{pre}(\text{analyzeIm}) = \text{NULL}))) \quad (16) \end{aligned}$$

$$\neg(\text{running} \wedge \text{failing}) \quad (17)$$

$$\text{pre}(\text{switched}) \rightarrow (\text{running} \vee \text{failing}) \quad (18)$$

$$(\text{pre}(\text{switched}) \wedge \neg \text{pre}(\text{faultSwitch}) \wedge \neg \text{pre}(\text{faultCircuit}) \wedge \neg \text{pre}(\text{faultAnalyzer})) \rightarrow \text{running} \quad (19)$$

$$\text{failing} \rightarrow (\text{pre}(\text{faultSwitch}) \vee \text{pre}(\text{faultCircuit}) \vee \text{pre}(\text{faultAnalyzer})) \quad (20)$$

hotSpot :

$$\text{hotSpot} \equiv (\text{running} \wedge \text{pre}(\text{analyzeIm}) = \text{HOTSPOT}) \quad (21)$$

$$(\text{pre}(\text{receivIm}) = \text{HOTSPOT} \wedge \text{running}) \rightarrow \text{hotSpot} \quad (22)$$

$$\text{hotSpot} \rightarrow (\text{pre}(\text{receivIm}) = \text{HOTSPOT}) \quad (23)$$

Constraints 12 to 14 together provide a functional definition of output `switch`. Constraints 15 and 16 give properties to be satisfied at each step by `running` and `failing`. Constraints 17 and 18 specify that `running` and `failing` cannot be true simultaneously and that if the DSP is switched on, they are not both false. Constraint 19 expresses that if the DSP should be on and no fault is present, then `running` must be true. Constraint 20 expresses that if `failing` equals true, then there necessarily exists a fault in the DSP.

Safety properties (P_S) The control problem defined is a safety-oriented control problem (M, P_S) , with P_S (the safety relation) defined by the following set of constraints:

$$(\neg \text{faultSwitch} \wedge \neg \text{faultCircuit} \wedge \neg \text{faultAnalyzer} \wedge \text{switched}) \rightarrow (\text{analyzeIm} = \text{receivIm}) \quad (24)$$

$$(\neg \text{switched} \wedge \neg \text{faultSwitch}) \rightarrow (\text{analyzeIm} = \text{NULL}) \quad (25)$$

Constraint 24 expresses that if the DSP is on and no fault appears, then the analysis performed by the DSP must be correct. Constraint 25 expresses that if the DSP should be switched off and there is no fault on the switch, then no image is analyzed.

3.2 Controller synthesized

We ran our experiments on a Xeon processor 2GHz, 1GB RAM. Using variables and constraints defined previously, algorithm SB (Simulate and Branch) implemented in Dyncode synthesizes a solution controller instantaneously, in 120ms. The controller produced is memoryless ($N = 0$) and induces 30 reachable observations (hence 30 mappings of the form $o \rightarrow c$). When written in a compact form as a Binary Decision Diagram (BDD [5]), it uses only 59 BDD nodes. On the solution found, it can be noticed that the controller always chooses `cmdTension = switch` (even if it could have been, this information was not given in the initial model).

4 Case #2: connexions control problem

The second case study considered concerns the control of connexions between an observation instrument and the mass memory of a satellite. As shown in Figure 3, the observation instrument is composed of a set of lines of detectors. Each detector line can be connected to some compressors (COMs), responsible for compressing data produced by detector lines. Each compressor can then be connected to a set of memory banks in the mass memory of the satellite. In order to be able to write data in the mass memory, a detector line must be connected to a COM which is itself connected to a memory bank. The

objective is to build a controller allowing every detector line to write data in the mass memory, even in presence of a certain number of faulty COMs or in presence of a certain number of unavailable (full) memory banks. In other words, the controller to be synthesized must be able both to configure connexions initially and to reconfigure them in case of changes in equipment availability.




Figure 3. Connexions control problem

Data describing a specific physical architecture and failure cases considered can be defined as follows:

- ND : number of detector lines in the instrument;
- NC : number of COMs (memory compressors);
- NM : number of memory banks;
- ConnectedDC : detectors/COMs connexion matrix (ConnectedDC[d, c] = 1 if there exists a connection between detector line d and COM c , 0 otherwise);
- ConnectedCM : COMs/memory banks connexion matrix (ConnectedCM[c, m] = 1 if there exists a connection between COM c and memory line m , 0 otherwise);
- MaxComFail : maximum number of COMs failures;
- MaxMemUnavail : maximum number of memory banks unavailable.

In the following, d (resp. c , m) denotes an arbitrary element in $[1..ND]$ (resp. $[1..NC]$, $[1..NM]$).

4.1 Control model and control problem

State variables (S) The state of the subsystem considered can be described using the following state variables:

- dout[d] $\in [0..NC]$: index of the COM to which detector line d is connected (value 0 if the detector line is not connected to any COM);
- cout[c] $\in [0..NM]$: index of the memory bank to which COM c is connected (value 0 if the COM is not connected to any memory bank);
- cfail[c] $\in \{0, 1\}$: presence of a failure on COM c ;
- mavail[m] $\in \{0, 1\}$: availability of memory bank m (value 1 if data can be written in m , 0 otherwise);
- newconf $\in \{0, 1\}$: presence of a new configuration for the system considered (new fault on a COM or change in the availability status of a memory bank);

- cwriting[c] $\in \{0, 1\}$: capacity of COM c to write data in the mass memory in the current configuration;
- dwriting[d] $\in \{0, 1\}$: capacity of detector line d to write in memory in the current configuration;
- running $\in \{0, 1\}$: capacity for all detector lines to write data in the mass memory in the current configuration (valid behavior of the whole system).

We define the set of observable variables as $O = \{\text{dout}[d] | d \in [1..ND]\} \cup \{\text{cout}[c] | c \in [1..NC]\} \cup \{\text{cfail}[c] | c \in [1..NC]\} \cup \{\text{mavail}[m] | m \in [1..NM]\}$ (first four sets of variables). Note that the other variables could be considered as observable, since constraints imposed thereafter induce a functional dependency between these other variables and variables in O .

Control variables (C) Two kinds of commands can be used to configure/reconfigure connexions:

- cmddout[d] $\in [-1..NC]$: connexion command on the output of detector line d (value -1 if no new connexion command, value 0 for a command of non-connexion, value $c \geq 1$ for connexion to COM c);
- cmdcout[c] $\in [-1..NM]$: connexion command on the output of COM c (value -1 if no new connexion command, value 0 for a command of non-connexion, value $m \geq 1$ for connexion to memory bank m).

Dependency graph Figure 4 gives the dependencies between the previous state and control variables.




Figure 4. Connexions control: dependency graph

Initialization relation (I)

$$\text{newconf} \wedge \neg \text{running} \quad (26)$$

$$\forall d \in [1..ND], \text{dout}[d] = 0 \wedge \neg \text{dwriting}[d] \quad (27)$$

$$\forall c \in [1..NC], \text{cout}[c] = 0 \wedge \neg \text{cwriting}[c] \wedge \neg \text{cfail}[c] \quad (28)$$

$$\forall m \in [1..NM], \text{mavail}[m] \quad (29)$$

Transition relation (T) The constraints expressing the dependence between inputs and outputs of boxes in the state part of Figure 4 are defined below:

$$\text{dout}[\cdot]: \forall d \in [1..ND] \quad (30)$$

$$(\text{cmddout}[d] \neq -1) \rightarrow (\text{dout}[d] = \text{cmddout}[d]) \quad (30)$$

$$(\text{cmddout}[d] = -1) \rightarrow (\text{dout}[d] = \text{pre}(\text{dout}[d])) \quad (31)$$

$$\text{cout}[\cdot]: \forall c \in [1..NC] \quad (32)$$

$$(\text{cmdcout}[c] \neq -1) \rightarrow (\text{cout}[c] = \text{cmdcout}[c]) \quad (32)$$

$$(\text{cmdcout}[c] = -1) \rightarrow (\text{cout}[c] = \text{pre}(\text{cout}[c])) \quad (33)$$

$$\text{cwriting}[\cdot]: \forall c \in [1..NC] \quad (34)$$

$$\text{cwriting}[c] \equiv (\neg \text{cfail}[c] \wedge \text{mavail}[\text{cout}[c]]) \quad (34)$$

(with convention $\text{mavail}[0] = \text{false}$)

$$\text{dwriting}[\cdot]: \forall d \in [1..ND] \quad (35)$$

$$\text{dwriting}[d] \equiv \text{cwriting}[\text{dout}[d]] \quad (35)$$

(with convention $\text{cwriting}[0] = \text{false}$)

$$\text{newconf}: \quad (36)$$

$$\text{newconf} \equiv ((\exists c \in [1..NC], \text{cfail}[c] \neq \text{pre}(\text{cfail}[c])) \vee (\exists m \in [1..NM], \text{mavail}[m] \neq \text{pre}(\text{mavail}[m]))) \quad (36)$$

$$\text{cfail}[\cdot]: \quad (37)$$

$$\forall c \in [1..NC], \text{pre}(\text{cfail}[c]) \rightarrow \text{cfail}[c] \quad (37)$$

$$\text{card}\{c \in [1..NC] \mid \text{cfail}[c]\} \leq \text{MaxComFail} \quad (38)$$

$$\text{mavail}[\cdot]: \quad (39)$$

$$\forall m \in [1..NM], (\text{pre}(\text{mavail}[m]) \wedge (\forall c \in [1..NC], \text{pre}(\text{cout}[c]) \neq m)) \rightarrow \text{mavail}[m] \quad (39)$$

$$\text{card}\{m \in [1..NM] \mid \neg \text{mavail}[m]\} \leq \text{MaxMemUnavail} \quad (40)$$

$$\text{running}: \quad (41)$$

$$\text{running} \leftrightarrow (\forall d \in [1..ND], \text{dwriting}[d]) \quad (41)$$

Constraints 30 to 33 express that connexion commands succeed. Constraint 34 specifies that a COM can write in the mass memory if and only if it is not faulty and connected to an available memory bank. Constraint 35 specifies that a detector line can write in the mass memory if and only if it is connected to a COM that can write in the mass memory. Constraint 36 expresses that a new configuration appears in case of change in the failure status of a COM or in the availability status of a memory bank. A COM failure is permanent (constraint 37). The number of faulty COMs is less than MaxComFail (constraint 38). If a memory bank m is available at a given step and no COM is writing in m , then m is still available at the next step (constraint 39). Also, the number of memory banks unavailable is less than threshold MaxMemUnavail (constraint 40). Last, the system is running if and only if every detector line can write in the mass memory of the satellite (constraint 41).

Feasibility relation (F)

$$\text{pre}(\text{running}) \rightarrow (\forall d \in [1..ND], \text{cmddout}[d] = -1) \quad (42)$$

$$\text{pre}(\text{running}) \rightarrow (\forall c \in [1..NC], \text{cmdcout}[c] = -1) \quad (43)$$

$$\forall c \in [1..NC], \text{card}\{d \in [1..ND] \mid \text{cmddout}[d] = c\} \leq 1 \quad (44)$$

$$\forall m \in [1..NM], \text{card}\{c \in [1..NC] \mid \text{cmdcout}[c] = m\} \leq 1 \quad (45)$$

$$\forall d \in [1..ND], \forall c \in [1..NC], (\text{cmddout}[d] = c) \rightarrow (\text{ConnectedDC}[d, c] \wedge \neg \text{pre}(\text{cfail}[c])) \quad (46)$$

$$\forall c \in [1..NC], \forall m \in [1..NM], (\text{cmdcout}[c] = m) \rightarrow (\text{ConnectedCM}[c, m] \wedge \text{pre}(\text{mavail}[m])) \quad (47)$$

$$\forall d \in [1..ND] \quad (48)$$

$$\text{cmddout}[d] \neq 0 \quad (48)$$

$$(\text{cmddout}[d] = -1) \rightarrow (\forall c \in [1..NC], ((\text{pre}(\text{dout}[d]) = c) \rightarrow \neg \text{pre}(\text{cfail}[c]))) \quad (49)$$

$$\forall c \in [1..NC] \quad (50)$$

$$\forall d \in [1..ND], (\text{cmddout}[d] = c) \rightarrow (\text{cmdcout}[c] \neq 0 \wedge ((\text{cmdcout}[c] = -1) \rightarrow (\text{pre}(\text{cout}[c]) \neq 0))) \quad (50)$$

$$(\text{pre}(\text{cfail}[c]) \wedge \text{pre}(\text{cout}[c]) \neq 0) \rightarrow (\text{cmdcout}[c] = 0) \quad (51)$$

$$(\text{pre}(\text{cfail}[c]) \wedge \text{pre}(\text{cout}[c]) = 0) \rightarrow (\text{cmdcout}[c] = -1) \quad (52)$$

$$(\text{pre}(\text{cout}[c]) \neq 0 \wedge \text{cmdcout}[c] = -1) \rightarrow \text{pre}(\text{cwriting}[c]) \quad (53)$$

Constraints 42 and 43 impose that no reconfiguration must be made when the system is running correctly. Constraints 44 and 45 express that it is forbidden to produce connexion commands inducing several uses of the same resource. Constraints 46 and 47 express that connexions must be consistent with physical links available in the architecture and that connexions must not be made towards unavailable equipments. Constraints 48 and 49 respectively forbid a connexion command for a detector line to be null and restrict cases where it can equal -1 . Constraint 50 enforces that a COM used by a detector line must be connected to the memory. Constraints 51 and 52 ensure that a faulty COM is not connected to the memory at the next step. Last, constraint 53 restricts cases in which the connexion command sent to a COM can equal -1 .

Safety properties (P_S)

$$\forall c \in [1..NC], \text{card}\{d \in [1..ND] \mid \text{dout}[d] = c\} \leq 1 \quad (54)$$

$$\forall m \in [1..NM], \text{card}\{c \in [1..NC] \mid \text{cout}[c] = m\} \leq 1 \quad (55)$$

$$\forall c \in [1..NC], (\forall d \in [1..ND], \text{dout}[d] \neq c) \rightarrow (\text{cout}[c] = 0) \quad (56)$$

$$\neg \text{newconf} \rightarrow \text{running} \quad (57)$$

Constraint 54 specifies that two detector lines cannot be connected to the same COM. Constraint 55 is similar. Constraint 56 imposes that an unused COM must not be connected to any memory bank. The main safety constraint to be satisfied is constraint 57: it specifies that at any step, if no new configuration appears, then the whole system must be running correctly.

4.2 Controller synthesized

We consider the instance shown in Figure 3 ($ND = 3$, $NC = 4$, $NM = 8$, and matrices ConnectedDC and ConnectedCM specified as in Figure 3). Table 1 gives the results obtained with Dyncode for $\text{MaxComFail} = 1$ (at most one COM failure) and for different values of MaxMemUnavail . These results show that the time necessary to build a controller, which is paid only offline,

highly depends on `MaxMemUnavail`. This result is due to a combinatorial explosion of the number of possible scenarios when `MaxMemUnavail` increases. Controller synthesis can therefore handle situations involving a certain number of failures. A possible way to overcome this limitation could be to use the controllers produced offline for reactive reconfiguration in “standard failure cases”, and to use a dedicated online algorithm in case of numerous failures. In terms of memory size, the controllers produced are quite compact (third column).

MaxMemUnavail	CPU time (s)	Controller size (nb BDD nodes)	NbObs
0	0.04	336	9
1	0.30	1696	276
2	4.22	3751	2699
3	48.20	7519	16079
4	≥ 3h	-	-

Table 1. Results for the connexions control problem (NbObs: number of observations corresponding to reachable states induced by the controller)

5 Related work and perspectives

This paper presented a methodology and the resolution of two case studies for controller synthesis in the context of autonomous systems.

In terms of kinds of requirements imposed, the framework used is able to handle safety properties and goal reachability properties. Some existing controller synthesis frameworks can deal with more general properties. For example, Anzu and RATSU [9, 11] can deal with a subpart of LTL called *Generalize Reactive(1)* design. It should however be stressed that Anzu and RATSU only consider completely observable systems, whereas the approach we use can deal with partial observability. Also, compared to UPPAL-TiGA [2], the approach proposed is more expressive on some points, but not yet appropriate to efficiently handle temporal aspects. Time could be modeled by adding temporal variables/clocks in the set S of state variables, but the synthesis algorithm used in Dyncode would then probably be less efficient than dedicated techniques on timed-automata, such as the use of the *region automata*.

Compared to existing controller synthesis frameworks, the main contribution is actually the constraint-based nature of the approach. Constraints are useful first to ease the modeling task, and second for efficiency reasons. For example, dedicated constraint programming algorithms available in Gecode (and in most constraint programming engines) have been useful to efficiently handle cardinality constraint in the second case study.

Last, in practice, even if controller synthesis is claimed to produce controllers valid by construction, there can still be errors in the initial specification. The modeler could therefore be interested in re-checking the controllers produced. Simulation techniques allowing the modeler to play the control could be used, as well as techniques allowing a structured (and easier to read) controller to be returned. In another direction, when no solution controller is found, it would be useful to identify an inconsistent kernel of the model, that is a small set of constraints inducing inconsistency.

Acknowledgment

This work has been performed in the context of the French CNES-ONERA-LAAS AGATA project (Autonomy Generic Architecture: Tests and Applications; see <http://www.agata.fr>), whose aim is to develop techniques allowing space system autonomy to be improved.

References

- [1] A. Arnold, A. Vincent, and I. Walukiewicz, ‘Games for synthesis of controllers with partial observation’, *Theoretical Computer Science*, **303**(1), 7–34, (2003).
- [2] G. Behrmann, A. Cougnard, A. David, E. Fleury, K.G. Larsen, and D. Lime. UPPAL-TiGA. Available from <http://www.cs.aau.dk/~adavid/tiga>.
- [3] P. Bertoli, A. Cimatti, M. Roveri, and P. Traverso, ‘Planning in Nondeterministic Domains under Partial Observability via Symbolic Model Checking’, in *Proc. of IJCAI-01*, pp. 473–478, (2001).
- [4] B. Bonet, H. Palacios, and H. Geffner, ‘Automatic Derivation of Memoryless Policies and Finite-State Controllers Using Classical Planners’, in *Proc. of ICAPS-09*, (2009).
- [5] R. Bryant, ‘Graph-based algorithms for boolean function manipulation’, *IEEE Transactions on Computers*, **C-35**(8), 677–691, (1986).
- [6] E. Emerson, ‘Temporal and Modal Logic’, in *Handbook of Theoretical Computer Science, Volume B: Formal Models and Semantics*, 995–1072, (1990).
- [7] Esterel Technologies. SCADE. <http://www.esterel-technologies.com/>.
- [8] Gecode Team. Gecode: Generic constraint development environment, 2006. Available from <http://www.gecode.org>.
- [9] B. Jobstmann, S. Galler, M. Weiglhofer, and R. Bloem, ‘Anzu: A Tool for Property Synthesis’, in *Proc. of Computer Aided Verification (CAV)*, pp. 258–262, (2007).
- [10] C. Pralet, G. Verfaillie, M. Lemaître, and G. Infantes, ‘Constraint-Based Controller Synthesis in Non-Deterministic and Partially Observable Domains’, in *Proc. of ECAI-10* (2010).
- [11] Ratsy Team. RATSU: Requirement Analysis Tool with Synthesis. Available from <http://rat.fbk.eu/ratsy/>.